mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2026-04-17 03:39:07 +08:00
ARM: dts: suniv: f1c100s: add CIR DT node
The CIR (infrared receiver) controller in the Allwinner F1C100s series of SoCs is compatible to the ones used in other Allwinner SoCs. Add the DT node describing the resources of the controller. There are multiple possible pinmuxes, but none as them seem to be an obvious choice, so refrain from adding any pincontroller subnodes for now. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Jernej Skrabec <jernej.skrabec@gmail.com> Link: https://lore.kernel.org/r/20221107005433.11079-7-andre.przywara@arm.com Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
This commit is contained in:
committed by
Jernej Skrabec
parent
b9595d1211
commit
e1d7dc52c3
@@ -243,6 +243,17 @@
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
ir: ir@1c22c00 {
|
||||
compatible = "allwinner,suniv-f1c100s-ir",
|
||||
"allwinner,sun6i-a31-ir";
|
||||
reg = <0x01c22c00 0x400>;
|
||||
clocks = <&ccu CLK_BUS_IR>, <&ccu CLK_IR>;
|
||||
clock-names = "apb", "ir";
|
||||
resets = <&ccu RST_BUS_IR>;
|
||||
interrupts = <6>;
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
uart0: serial@1c25000 {
|
||||
compatible = "snps,dw-apb-uart";
|
||||
reg = <0x01c25000 0x400>;
|
||||
|
||||
Reference in New Issue
Block a user