mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-09-04 20:19:47 +08:00 
			
		
		
		
	 081ba80206
			
		
	
	
		081ba80206
		
	
	
	
	
		
			
			The default behaviour with clk_rcg2_ops is for the clk_round_rate()/clk_set_rate() to return/set a ceil clock rate closest to the requested rate by looking up the corresponding frequency table. However, we do have some instances (mainly sdcc on various platforms) of clients expecting a clk_set_rate() to set a floor value instead. Add a new clk_rcg2_floor_ops to handle this for such specific rcg instances Signed-off-by: Rajendra Nayak <rnayak@codeaurora.org> Signed-off-by: Ritesh Harjani <riteshh@codeaurora.org> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
		
			
				
	
	
		
			64 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			64 lines
		
	
	
		
			2.0 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright (c) 2014, The Linux Foundation. All rights reserved.
 | |
|  *
 | |
|  * This software is licensed under the terms of the GNU General Public
 | |
|  * License version 2, as published by the Free Software Foundation, and
 | |
|  * may be copied, distributed, and modified under those terms.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  */
 | |
| #ifndef __QCOM_CLK_COMMON_H__
 | |
| #define __QCOM_CLK_COMMON_H__
 | |
| 
 | |
| struct platform_device;
 | |
| struct regmap_config;
 | |
| struct clk_regmap;
 | |
| struct qcom_reset_map;
 | |
| struct regmap;
 | |
| struct freq_tbl;
 | |
| struct clk_hw;
 | |
| struct parent_map;
 | |
| 
 | |
| #define PLL_LOCK_COUNT_SHIFT	8
 | |
| #define PLL_LOCK_COUNT_MASK	0x3f
 | |
| #define PLL_BIAS_COUNT_SHIFT	14
 | |
| #define PLL_BIAS_COUNT_MASK	0x3f
 | |
| #define PLL_VOTE_FSM_ENA	BIT(20)
 | |
| #define PLL_VOTE_FSM_RESET	BIT(21)
 | |
| 
 | |
| struct qcom_cc_desc {
 | |
| 	const struct regmap_config *config;
 | |
| 	struct clk_regmap **clks;
 | |
| 	size_t num_clks;
 | |
| 	const struct qcom_reset_map *resets;
 | |
| 	size_t num_resets;
 | |
| 	struct gdsc **gdscs;
 | |
| 	size_t num_gdscs;
 | |
| };
 | |
| 
 | |
| extern const struct freq_tbl *qcom_find_freq(const struct freq_tbl *f,
 | |
| 					     unsigned long rate);
 | |
| extern const struct freq_tbl *qcom_find_freq_floor(const struct freq_tbl *f,
 | |
| 						   unsigned long rate);
 | |
| extern void
 | |
| qcom_pll_set_fsm_mode(struct regmap *m, u32 reg, u8 bias_count, u8 lock_count);
 | |
| extern int qcom_find_src_index(struct clk_hw *hw, const struct parent_map *map,
 | |
| 			       u8 src);
 | |
| 
 | |
| extern int qcom_cc_register_board_clk(struct device *dev, const char *path,
 | |
| 				      const char *name, unsigned long rate);
 | |
| extern int qcom_cc_register_sleep_clk(struct device *dev);
 | |
| 
 | |
| extern struct regmap *qcom_cc_map(struct platform_device *pdev,
 | |
| 				  const struct qcom_cc_desc *desc);
 | |
| extern int qcom_cc_really_probe(struct platform_device *pdev,
 | |
| 				const struct qcom_cc_desc *desc,
 | |
| 				struct regmap *regmap);
 | |
| extern int qcom_cc_probe(struct platform_device *pdev,
 | |
| 			 const struct qcom_cc_desc *desc);
 | |
| 
 | |
| #endif
 |