Files
linux/arch/mips
Paul Burton e7bc855742 MIPS: Add CPU shared FTLB feature detection
Some systems share FTLB RAMs or entries between sibling CPUs (ie.
hardware threads, or VP(E)s, within a core). These properties require
kernel handling in various places. As a start this patch introduces
cpu_has_shared_ftlb_ram & cpu_has_shared_ftlb_entries feature macros
which we set appropriately for I6400 & I6500 CPUs. Further patches will
make use of these macros as appropriate.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: linux-mips@linux-mips.org
Patchwork: https://patchwork.linux-mips.org/patch/16202/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-06-29 02:42:29 +02:00
..
2016-10-06 17:31:02 +02:00
2016-08-03 08:16:30 +02:00
2017-01-25 02:51:11 +01:00
2016-04-03 12:32:09 +02:00
2017-06-28 12:22:39 +02:00
2017-06-28 12:22:39 +02:00
2017-03-08 10:38:06 +01:00
2017-04-06 02:08:06 -04:00
2017-03-08 10:38:06 +01:00
2017-03-08 10:38:06 +01:00
2017-04-10 11:56:07 +02:00