mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-09-04 20:19:47 +08:00 
			
		
		
		
	 9c92ab6191
			
		
	
	
		9c92ab6191
		
	
	
	
	
		
			
			Based on 1 normalized pattern(s): this software is licensed under the terms of the gnu general public license version 2 as published by the free software foundation and may be copied distributed and modified under those terms this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details extracted by the scancode license scanner the SPDX license identifier GPL-2.0-only has been chosen to replace the boilerplate/reference in 285 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Alexios Zavras <alexios.zavras@intel.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190529141900.642774971@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
		
			
				
	
	
		
			55 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			55 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0-only */
 | |
| /*
 | |
|  * Copyright (c) 2013, The Linux Foundation. All rights reserved.
 | |
|  */
 | |
| 
 | |
| #ifndef _DT_BINDINGS_RESET_MSM_MMCC_8974_H
 | |
| #define _DT_BINDINGS_RESET_MSM_MMCC_8974_H
 | |
| 
 | |
| #define SPDM_RESET			0
 | |
| #define SPDM_RM_RESET			1
 | |
| #define VENUS0_RESET			2
 | |
| #define MDSS_RESET			3
 | |
| #define CAMSS_PHY0_RESET		4
 | |
| #define CAMSS_PHY1_RESET		5
 | |
| #define CAMSS_PHY2_RESET		6
 | |
| #define CAMSS_CSI0_RESET		7
 | |
| #define CAMSS_CSI0PHY_RESET		8
 | |
| #define CAMSS_CSI0RDI_RESET		9
 | |
| #define CAMSS_CSI0PIX_RESET		10
 | |
| #define CAMSS_CSI1_RESET		11
 | |
| #define CAMSS_CSI1PHY_RESET		12
 | |
| #define CAMSS_CSI1RDI_RESET		13
 | |
| #define CAMSS_CSI1PIX_RESET		14
 | |
| #define CAMSS_CSI2_RESET		15
 | |
| #define CAMSS_CSI2PHY_RESET		16
 | |
| #define CAMSS_CSI2RDI_RESET		17
 | |
| #define CAMSS_CSI2PIX_RESET		18
 | |
| #define CAMSS_CSI3_RESET		19
 | |
| #define CAMSS_CSI3PHY_RESET		20
 | |
| #define CAMSS_CSI3RDI_RESET		21
 | |
| #define CAMSS_CSI3PIX_RESET		22
 | |
| #define CAMSS_ISPIF_RESET		23
 | |
| #define CAMSS_CCI_RESET			24
 | |
| #define CAMSS_MCLK0_RESET		25
 | |
| #define CAMSS_MCLK1_RESET		26
 | |
| #define CAMSS_MCLK2_RESET		27
 | |
| #define CAMSS_MCLK3_RESET		28
 | |
| #define CAMSS_GP0_RESET			29
 | |
| #define CAMSS_GP1_RESET			30
 | |
| #define CAMSS_TOP_RESET			31
 | |
| #define CAMSS_MICRO_RESET		32
 | |
| #define CAMSS_JPEG_RESET		33
 | |
| #define CAMSS_VFE_RESET			34
 | |
| #define CAMSS_CSI_VFE0_RESET		35
 | |
| #define CAMSS_CSI_VFE1_RESET		36
 | |
| #define OXILI_RESET			37
 | |
| #define OXILICX_RESET			38
 | |
| #define OCMEMCX_RESET			39
 | |
| #define MMSS_RBCRP_RESET		40
 | |
| #define MMSSNOCAHB_RESET		41
 | |
| #define MMSSNOCAXI_RESET		42
 | |
| #define OCMEMNOC_RESET			43
 | |
| 
 | |
| #endif
 |