mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-09-04 20:19:47 +08:00 
			
		
		
		
	 cd9102e9ad
			
		
	
	
		cd9102e9ad
		
	
	
	
	
		
			
			Replace GPL license statements with SPDX license identifiers (GPL-2.0). Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org> Acked-by: Chanwoo Choi <cw00.choi@samsung.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Rob Herring <robh@kernel.org>
		
			
				
	
	
		
			60 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			60 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0 */
 | |
| /*
 | |
|  * Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
 | |
|  *
 | |
|  * Device Tree binding constants clock controllers of Samsung S3C2410 and later.
 | |
|  */
 | |
| 
 | |
| #ifndef _DT_BINDINGS_CLOCK_SAMSUNG_S3C2410_CLOCK_H
 | |
| #define _DT_BINDINGS_CLOCK_SAMSUNG_S3C2410_CLOCK_H
 | |
| 
 | |
| /*
 | |
|  * Let each exported clock get a unique index, which is used on DT-enabled
 | |
|  * platforms to lookup the clock from a clock specifier. These indices are
 | |
|  * therefore considered an ABI and so must not be changed. This implies
 | |
|  * that new clocks should be added either in free spaces between clock groups
 | |
|  * or at the end.
 | |
|  */
 | |
| 
 | |
| /* Core clocks. */
 | |
| 
 | |
| /* id 1 is reserved */
 | |
| #define MPLL			2
 | |
| #define UPLL			3
 | |
| #define FCLK			4
 | |
| #define HCLK			5
 | |
| #define PCLK			6
 | |
| #define UCLK			7
 | |
| #define ARMCLK			8
 | |
| 
 | |
| /* pclk-gates */
 | |
| #define PCLK_UART0		16
 | |
| #define PCLK_UART1		17
 | |
| #define PCLK_UART2		18
 | |
| #define PCLK_I2C		19
 | |
| #define PCLK_SDI		20
 | |
| #define PCLK_SPI		21
 | |
| #define PCLK_ADC		22
 | |
| #define PCLK_AC97		23
 | |
| #define PCLK_I2S		24
 | |
| #define PCLK_PWM		25
 | |
| #define PCLK_RTC		26
 | |
| #define PCLK_GPIO		27
 | |
| 
 | |
| 
 | |
| /* hclk-gates */
 | |
| #define HCLK_LCD		32
 | |
| #define HCLK_USBH		33
 | |
| #define HCLK_USBD		34
 | |
| #define HCLK_NAND		35
 | |
| #define HCLK_CAM		36
 | |
| 
 | |
| 
 | |
| #define CAMIF			40
 | |
| 
 | |
| 
 | |
| /* Total number of clocks. */
 | |
| #define NR_CLKS			(CAMIF + 1)
 | |
| 
 | |
| #endif /* _DT_BINDINGS_CLOCK_SAMSUNG_S3C2443_CLOCK_H */
 |