mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-09-04 20:19:47 +08:00 
			
		
		
		
	 4e7f72660c
			
		
	
	
		4e7f72660c
		
	
	
	
	
		
			
			The semantics stay the same - on Cavium Octeon the functions were dead code (it overrides the MIPS DMA ops) - on other platforms they contained no code at all. Signed-off-by: Felix Fietkau <nbd@openwrt.org> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/5720/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
		
			
				
	
	
		
			67 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			67 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * This file is subject to the terms and conditions of the GNU General Public
 | |
|  * License.  See the file "COPYING" in the main directory of this archive
 | |
|  * for more details.
 | |
|  *
 | |
|  * Copyright (C) 2006  Ralf Baechle <ralf@linux-mips.org>
 | |
|  *
 | |
|  */
 | |
| #ifndef __ASM_MACH_IP27_DMA_COHERENCE_H
 | |
| #define __ASM_MACH_IP27_DMA_COHERENCE_H
 | |
| 
 | |
| #include <asm/pci/bridge.h>
 | |
| 
 | |
| #define pdev_to_baddr(pdev, addr) \
 | |
| 	(BRIDGE_CONTROLLER(pdev->bus)->baddr + (addr))
 | |
| #define dev_to_baddr(dev, addr) \
 | |
| 	pdev_to_baddr(to_pci_dev(dev), (addr))
 | |
| 
 | |
| struct device;
 | |
| 
 | |
| static inline dma_addr_t plat_map_dma_mem(struct device *dev, void *addr,
 | |
| 	size_t size)
 | |
| {
 | |
| 	dma_addr_t pa = dev_to_baddr(dev, virt_to_phys(addr));
 | |
| 
 | |
| 	return pa;
 | |
| }
 | |
| 
 | |
| static inline dma_addr_t plat_map_dma_mem_page(struct device *dev,
 | |
| 	struct page *page)
 | |
| {
 | |
| 	dma_addr_t pa = dev_to_baddr(dev, page_to_phys(page));
 | |
| 
 | |
| 	return pa;
 | |
| }
 | |
| 
 | |
| static inline unsigned long plat_dma_addr_to_phys(struct device *dev,
 | |
| 	dma_addr_t dma_addr)
 | |
| {
 | |
| 	return dma_addr & ~(0xffUL << 56);
 | |
| }
 | |
| 
 | |
| static inline void plat_unmap_dma_mem(struct device *dev, dma_addr_t dma_addr,
 | |
| 	size_t size, enum dma_data_direction direction)
 | |
| {
 | |
| }
 | |
| 
 | |
| static inline int plat_dma_supported(struct device *dev, u64 mask)
 | |
| {
 | |
| 	/*
 | |
| 	 * we fall back to GFP_DMA when the mask isn't all 1s,
 | |
| 	 * so we can't guarantee allocations that must be
 | |
| 	 * within a tighter range than GFP_DMA..
 | |
| 	 */
 | |
| 	if (mask < DMA_BIT_MASK(24))
 | |
| 		return 0;
 | |
| 
 | |
| 	return 1;
 | |
| }
 | |
| 
 | |
| static inline int plat_device_is_coherent(struct device *dev)
 | |
| {
 | |
| 	return 1;		/* IP27 non-cohernet mode is unsupported */
 | |
| }
 | |
| 
 | |
| #endif /* __ASM_MACH_IP27_DMA_COHERENCE_H */
 |