mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-09-04 20:19:47 +08:00
e4bc82af9e
The layout of NV_PMC_BOOT_0 has two small issues: - The "chipset" field, while useful to identify a chip, is actually an aggregate of two distinct fields named "architecture" and "implementation". - The "architecture" field is split, with its MSB being at a different location than the rest of its bits. Redefine the register layout to match its actual definition as provided by OpenRM and expose the fully-constructed "architecture" field through our own "Architecture" type. The "chipset" pseudo-field is also useful to have, so keep providing it. Signed-off-by: Alexandre Courbot <acourbot@nvidia.com> Link: https://lore.kernel.org/r/20250507-nova-frts-v3-6-fcb02749754d@nvidia.com [ Use Result from kernel::prelude. - Danilo ] Signed-off-by: Danilo Krummrich <dakr@kernel.org>
40 lines
1.4 KiB
Rust
40 lines
1.4 KiB
Rust
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
// Required to retain the original register names used by OpenRM, which are all capital snake case
|
|
// but are mapped to types.
|
|
#![allow(non_camel_case_types)]
|
|
|
|
#[macro_use]
|
|
mod macros;
|
|
|
|
use crate::gpu::{Architecture, Chipset};
|
|
use kernel::prelude::*;
|
|
|
|
/* PMC */
|
|
|
|
register!(NV_PMC_BOOT_0 @ 0x00000000, "Basic revision information about the GPU" {
|
|
3:0 minor_revision as u8, "Minor revision of the chip";
|
|
7:4 major_revision as u8, "Major revision of the chip";
|
|
8:8 architecture_1 as u8, "MSB of the architecture";
|
|
23:20 implementation as u8, "Implementation version of the architecture";
|
|
28:24 architecture_0 as u8, "Lower bits of the architecture";
|
|
});
|
|
|
|
impl NV_PMC_BOOT_0 {
|
|
/// Combines `architecture_0` and `architecture_1` to obtain the architecture of the chip.
|
|
pub(crate) fn architecture(self) -> Result<Architecture> {
|
|
Architecture::try_from(
|
|
self.architecture_0() | (self.architecture_1() << Self::ARCHITECTURE_0.len()),
|
|
)
|
|
}
|
|
|
|
/// Combines `architecture` and `implementation` to obtain a code unique to the chipset.
|
|
pub(crate) fn chipset(self) -> Result<Chipset> {
|
|
self.architecture()
|
|
.map(|arch| {
|
|
((arch as u32) << Self::IMPLEMENTATION.len()) | self.implementation() as u32
|
|
})
|
|
.and_then(Chipset::try_from)
|
|
}
|
|
}
|