mirror of
git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2025-09-04 20:19:47 +08:00
2de949abd6
Since ECC memory maintains a memory system immune to single-bit errors, add support for correcting the 1bit-ECC error, which prevents a 1bit-ECC error become an uncorrected type error. When a 1bit-ECC error happens in the internal ram of the ROCE engine, such as the QPC table, as a 1bit-ECC error caused by reading, the ROCE engine only corrects those 1bit ECC errors by writing. Link: https://lore.kernel.org/r/20220714134353.16700-6-liangwenpeng@huawei.com Signed-off-by: Haoyue Xu <xuhaoyue1@hisilicon.com> Signed-off-by: Wenpeng Liang <liangwenpeng@huawei.com> Signed-off-by: Leon Romanovsky <leon@kernel.org> |
||
|---|---|---|
| .. | ||
| hns_roce_ah.c | ||
| hns_roce_alloc.c | ||
| hns_roce_cmd.c | ||
| hns_roce_cmd.h | ||
| hns_roce_common.h | ||
| hns_roce_cq.c | ||
| hns_roce_db.c | ||
| hns_roce_device.h | ||
| hns_roce_hem.c | ||
| hns_roce_hem.h | ||
| hns_roce_hw_v2_dfx.c | ||
| hns_roce_hw_v2.c | ||
| hns_roce_hw_v2.h | ||
| hns_roce_main.c | ||
| hns_roce_mr.c | ||
| hns_roce_pd.c | ||
| hns_roce_qp.c | ||
| hns_roce_restrack.c | ||
| hns_roce_srq.c | ||
| Kconfig | ||
| Makefile | ||