mirror of
				git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
				synced 2025-09-04 20:19:47 +08:00 
			
		
		
		
	 b37c384843
			
		
	
	
		b37c384843
		
	
	
	
	
		
			
			Change my e-mail address to kabel@kernel.org, and fix my name in non-code parts (add diacritical mark). Link: https://lkml.kernel.org/r/20210325171123.28093-2-kabel@kernel.org Signed-off-by: Marek Behún <kabel@kernel.org> Cc: Bartosz Golaszewski <bgolaszewski@baylibre.com> Cc: Greg Kroah-Hartman <gregkh@linuxfoundation.org> Cc: Jassi Brar <jassisinghbrar@gmail.com> Cc: Linus Walleij <linus.walleij@linaro.org> Cc: Pavel Machek <pavel@ucw.cz> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
		
			
				
	
	
		
			36 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			36 lines
		
	
	
		
			1.0 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| What:		/sys/kernel/debug/moxtet/input
 | |
| Date:		March 2019
 | |
| KernelVersion:	5.3
 | |
| Contact:	Marek Behún <kabel@kernel.org>
 | |
| Description:	(Read) Read input from the shift registers, in hexadecimal.
 | |
| 		Returns N+1 bytes, where N is the number of Moxtet connected
 | |
| 		modules. The first byte is from the CPU board itself.
 | |
| 
 | |
| 		Example::
 | |
| 
 | |
| 			101214
 | |
| 
 | |
| 		==  =======================================
 | |
| 		10  CPU board with SD card
 | |
| 		12  2 = PCIe module, 1 = IRQ not active
 | |
| 		14  4 = Peridot module, 1 = IRQ not active
 | |
| 		==  =======================================
 | |
| 
 | |
| What:		/sys/kernel/debug/moxtet/output
 | |
| Date:		March 2019
 | |
| KernelVersion:	5.3
 | |
| Contact:	Marek Behún <kabel@kernel.org>
 | |
| Description:	(RW) Read last written value to the shift registers, in
 | |
| 		hexadecimal, or write values to the shift registers, also
 | |
| 		in hexadecimal.
 | |
| 
 | |
| 		Example::
 | |
| 
 | |
| 		    0102
 | |
| 
 | |
| 		==  ================================================
 | |
| 		01  01 was last written, or is to be written, to the
 | |
| 		    first module's shift register
 | |
| 		02  the same for second module
 | |
| 		==  ================================================
 |